P. Koutsovasilis, C. Antonopoulos, N. Bellas, S. Lalis, G. Papadimitriou, A. Chatzidimitriou, and D. Gizopoulos, “The Impact of CPU Voltage Margins on Power-Constrained Execution”, IEEE Transactions on Sustainable Computing (IEEE TSUSC), December 2020.
![.:: Computer Architecture Lab ::.](http://cal.di.uoa.gr/wp-content/uploads/2021/03/logo-athens-1.png)
![.:: Computer Architecture Lab ::.](http://cal.di.uoa.gr/wp-content/uploads/2021/03/logo-athens-1.png)